Optimizing Sorting Algorithms Using Ubiquitous Multi-core Massively Parallel GPGPU Processors  by Rathi, Sheetal
 Procedia Computer Science  79 ( 2016 )  231 – 237 
Available online at www.sciencedirect.com
1877-0509 © 2016 The Authors. Published by Elsevier B.V. This is an open access article under the CC BY-NC-ND license 
(http://creativecommons.org/licenses/by-nc-nd/4.0/).
Peer-review under responsibility of the Organizing Committee of ICCCV 2016
doi: 10.1016/j.procs.2016.03.030 
ScienceDirect
7th International Conference on Communication, Computing and Virtualization 2016 
Optimizing Sorting Algorithms 
using Ubiquitous multi-core massively parallel GPGPU processors  
Sheetal Rathi 
Thakur College of Engg and Technology, Mumbai 
Abstract 
While developing naive code is uncomplicated, optimizing extremely parallel algorithms requires deep understanding of the core 
architecture. Recent years have witnessed a phenomenal growth in the computational capabilities and applications of GPUs. High 
performance of modern Graphics Processing Units may be used not only for graphics related application but also for general 
computing. Out of the vast applications which require parallel computing, some broadly classified are real-world applications 
like scientific computing, numerical simulations, healthcare, energy, data-analysis, etc. All of these applications involve wide 
data-intensive tasks, often subject to time constraints and space complexity. One of the fundamental issues in computer science is 
ordering a list of items. Bitonic sort is one of the most basic computing problems which also play a very important role in plenty 
of algorithms commonly used in graphics applications, such as visibility ordering or collision detection. This paper makes use of 
the parallel property of GPU and accelerates the function of bitonic sort which in itself is designed explicitly for parallel 
networks.  
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1. Introduction 
 The Web is a continually mounting universal information space that includes incongruent types of data and 
resources. Recent trends reveal the imperative need to handle the huge amounts of data stream, especially in precise 
domains of application such as critical infrastructure systems, log file analysis, sensor networks, search engines and 
very much used social networks.  
Memory systems in modern processors have to deal with more and more large amount of data due to increase in 
the number of cores on a chip and key applications becoming even more data-intensive, It is often challenged by 
time constraints and space complexity[1]. The focus should be on Algorithms, data management and data retrieval 
techniques to be able to process data stream, i.e., process data as it becomes available and provide a precise 
response, based exclusively on the data stream that has been provided. Other applications include Large 
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matrix/vector operations (BLAS), Protein Folding (Molecular Dynamics),FFT (SETI, signal processing),Ray 
Tracing, Physics Simulation [cloth, fluid, collision],Sequence Matching (Hidden Markov Models),Speech 
Recognition (Hidden Markov Models, Neural nets),Databases, Sort/Search,  Medical Imaging (image segmentation, 
processing)[2]. 
Using Graphics Processing Units (GPUs) to perform the calculations conventionally done by Computer 
Processing Units (CPUs) to solve the math required for data processing and scientific simulation is nothing but 
General purpose graphics computing (GPGPU). Study suggests that High performance of modern Graphics 
Processing Units may be used not only for graphics related application but also for general and scientific computing. 
This computing power has been used in new variants of many algorithms from roughly every computer science 
domain. Since 2011, the most influential supercomputers systems ranked in the Top500 list have been hybrid 
systems composed of thousands of nodes that includes CPUs and accelerators, as Xeon Phi and GPUs. Originally 
introduced as special-purpose accelerators for graphics applications, graphics processing units (GPUs) have now 
emerged as general purpose computing platforms for a wide range of applications [1]. But at the same time, 
programming GPUs appears to have become intent that is characterized by temporary practices, non-portable 
implementations and vague, uninformative performance coverage.  
The following section demonstrates the basic architecture for GPU highlighting the heterogeneous architecture 
and thread synchronization problem in graphic processors. The next section focuses on some current research areas 
which is making extensive use of graphic processors for ubiquitous computing. Section 4 focuses on Bitonic sort 
which is one of the most looked after parallel algorithm for sorting. Sorting is a vital component of almost all 
algorithms in research area. Section 5 discusses the results obtained by running the algorithm on fully optimized 
CPU and GPU. 
2. Basic Architecture of GPU 
NVIDIA invented the first graphics processing unit (GPU) in 1999. It is presumed to be the most insidious 
parallel processor to date. Since 2003, researchers are trying to exploit the non-graphical applications of GPU. By 
using high-level shading languages such as DirectX, OpenGL and Cg, various data parallel algorithms have been 
ported to the GPU. Problems such as protein folding, stock options pricing, SQL queries, and MRI reconstruction 
achieved remarkable performance speedups on the GPU[3,4].  
A GPU is very similar to a computer's CPU except that it is designed specifically for performing the complex 
mathematical and geometric calculations that are necessary for graphics rendering. In addition to its processing 
power, a GPU uses special programming to help it analyze and use data. ATI and NVidia produce the vast majority 
of GPUs on the market, and both companies have developed their own enhancements for GPU performance. To 
improve image quality, the processors use: 
x Full scene anti aliasing (FSAA), which smoothes the edges of 3-D objects 
x Anisotropic filtering (AF), which makes images look crisper 
Once specifically designed for computer graphics and difficult to program, today’s GPUs are general-purpose 
parallel processors with support for available programming interfaces. Developers have achieved speedups of orders 
of magnitude through GPU as compared to fully optimized CPU implementations. 
A GPU executes one or more kernel grid.  It consists of a set of parallel multiprocessors, that are further divided 
into many cores and each core executes instructions from one thread at a time Related Work. GPU mostly favors 
data parallelism where same instruction is executed on multiple data in parallel. Fig.1 shows the basic design of a 
typical GPU architecture comprising of threads which are grouped into wraps which are further grouped to form 
blocks[2].  
 Parallel execution is expressed by the kernel function that is executed on a set of threads in parallel on GPU; 
GPU is also called device, and CPU the host. The numbers of thread blocks, and the number of threads within those 
blocks that execute this kernel in parallel are given explicitly when this function is called. The kernel function can 
only be invoked by serial code from CPU. To call the kernel function, the execution configuration must be specified, 
i.e., the number of threads in a thread block and number of threads within a grid. 
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Fig.1: Basic architecture of threads in GPU[2] 
 
 2.1 Heterogeneous architecture 
Heterogeneous architectures consisting of general purpose CPUs and throughput-optimized GPUs are anticipated 
to be the prevailing computing platforms for numerous classes of applications. It refers to systems that employ more 
than one type of processor. These are multi-core systems that increase performance not just by adding cores, but also 
by incorporating dedicated processing capabilities to handle particular tasks [5]. Maximizing resource utilization 
while minimizing shared resource interference between CPU and GPU applications leads to these systems being 
more complex and complicated as compared to the homogenous systems. There are perceptions of replacing the 
entire CPU computing by GPU but they are complementary to each other. The beauty of heterogeneous systems is 
that all the solutions contain multi-core CPUs and multi-core GPUs, and both the technologies are best exploited to 
attain commercially viable performance.  
Just as the GPUs will likely never be good at running an operating system, there are some computing tasks for 
which GPUs will always shine as compared to CPUs. Because of this reason, there should be significant 
improvements on the CPU part because that will allow achieving higher performance from the existing GPUs. 
 
2.2 Thread Synchronization 
Since in CUDA programming model, the thread block implementation is non-preemptive, deadlock avoidance 
should be taken care of while designing GPU synchronization. Situations where multiple thread blocks are mapped 
to one SM and the active block is waiting for the completion of a global barrier, there are chances of deadlock. This 
will happen because the unscheduled thread blocks will not be capable to reach the barrier without preemption [6].  
GPU synchronization function across different blocks is implemented by calling a synchronization function gpu 
sync() without terminating the kernel’s execution and re-launching the kernel. Here, the function device func() 
implements the same functionality as the kernel function kernel func(), but it is a device function instead of a global 
one. For this reason, the function is called on the device rather than on the host. The function gpu sync() is the clear 
barrier for the inter-block communication.  
 With the GPU barrier function gpu sync(), the kernel kernel func1() will be launched only once. As a result, it 
avoids executing the costly operation — kernel launch multiple times, and it is possible to save time for the kernel’s 
execution compared to the CPU synchronization strategy. Compared to the CPU implicit synchronization, if the 
time needed to execute the barrier function gpu sync() is less than the synchronization time of the CPU implicit 
synchronization, less time is needed to execute device func() for the same number of times compared to that with the 
CPU implicit synchronization approach.  
3. Research Areas using GPGPU 
 GPUs have made evolution as the computational workhorses for many throughput-oriented applications 
compared to general purpose CPUs [2]. Most of the research focuses on computational mathematics, particularly for 
interdisciplinary applications in science and engineering. There is ongoing work which makes use of software 
applications and their advanced programmability in heterogeneous computing (multi-core platforms and GPUs); 
cloud computing, performance analysis, modeling and optimization of multi-scale applications.[2] 
Molecular dynamics: A niche area of research is going in molecular dynamics which include silicon design and 
programming of synthetic nucleic acid scaffolds for engineering light-harvesting antennas, multi-enzyme cascades, 
cellular delivery vehicles, and fluorescent bimolecular probes using innovative quantitative imaging techniques.  
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Decision Making: Scientists are trying to train deep neural networks, especially for large models to accelerate big 
data analytics as well as to large-scale clustering algorithms via the GPU. Simulation of complex systems is going 
on using parallel computer hardware for prediction and decision making. 
Image processing: Hardware-accelerated perceptual computing, including GPU-accelerated methods for speech 
recognition, image processing and natural language processing understanding is also a majorly explored field in 
HPC.  
Healthcare: GPU computations have improved the diagnostic products and medical imaging systems with stress on 
serving the healthcare needs all through the world. It has allowed to process and reprocess images in real time 
because of which that there is no wait time added for screening and diagnostic results. Researchers are focusing on 
development of algorithms and data structures for analysis of biomedical mass data and CUDA-enable EEG 
processing to boost the reliability of real-time brain activity recordings.  
The objective is to more precisely represent the brain sources and neural networks, as well as to perform real-time 
correction and mental state decoding. With the help of large matrix computation, GPU is able to generate that data 
with which recording real-time brain activity across many electrodes is possible. A GPU-accelerated Finite 
Difference Time Domain (FDTD) Simulator is being developed to incorporate into systems which perform 
minimally invasive diagnostics, surgery and therapy, pinpointing the location and form of an instrument inside the 
body.  
Robotics: GPU technology is being used to explore algorithms and sensing technologies to increase task complexity 
of robotic devices. The research in this area includes nonlinear dynamics, robust control and high-performance 
computing. CUDA is primarily used for parallel trajectory simulation for which dynamic models have been 
developed that run within a GPU kernel. The existing codes were taken and ported to the GPU relatively quickly 
using CUDA.  
Simulation: Advance work is going on a real-time rotorcraft brownout simulation for flight simulator applications. 
The brownout problem is one of great implication in rotorcraft flight operations, and it is vital to look at ways to 
moderate this problem. The goal is to achieve real-time speedups. 
Also an environment in conjunction with NVIDIA was created that allows motion designers to quickly create high-
fidelity motion graphics without the computational expense by fully utilizing the GPU. Through the use of GPU-
based simulation a hypothesis was made that there are urban structures and well-placed green infrastructure that can 
help to minimize energy use while also minimizing air pollution exposure.  
                                           
                                                 
 
Fig.2: Performance Comparison of GPGPU and CPU on some real life applications[2] 
 
4. Parallel implementation of GPGPU on Bitonic Sort 
4.1Bitonic Sort 
One of the fastest and finest sorting algorithms in practice today for single processor systems is undoubtedly Quick 
Sort algorithm[7]. Because of its characteristics it is also one of the most studied sorting algorithms for research. It 
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would be a great idea to parallelize such fast sorting algorithms for its proper utilization. For this purpose we can 
make use of highly parallelized inbuilt hardware feature of graphic processors. But directly porting efficient sorting 
algorithms from the single processor domain to the GPU domain would most likely acquire very meager 
performance.  
This is not a very desirable thing since the sorting problem is very well appropriate to be solved in parallel and is a 
vital kernel for sequential and multiprocessing computing. To add, it is also a necessary part of database systems. To 
solve the problem of parallelizing, researchers have come up with Bitonic sort which itself is designed to cater to the 
need of parallel algorithm[8].  
Let the sequence to be sorted be 3, 5, 8, 9, 7, 4, 2, 1. We create two bitonic sequences from one as:  
 
 
After this step, a comparison is done and moves are exchanged 
with smaller numbers of each pair to left and larger numbers of 
pair to right. Given a bitonic sequence, recursively performing 
operations will sort the list. 
 
Fig.3Process for parallel bitonic sort[8] 
 
In this way to sort an unordered sequence, sequences are first merged into larger bitonic sequences, starting with 
pairs of adjacent numbers.  Pairs of adjacent numbers are formed into increasing sequences and decreasing 
sequences using a compare-and-exchange operation, pairs of which form a bitonic sequence of twice the size of each 
of the original sequences. Bitonic sequences of larger lengths are obtained by repeating this process recursively. In 
the final step, a single bitonic sequence is sorted into a single increasing sequence. The total no.  
of steps required are in general, with n = 2k, there are k phases, each of 1, 2, 3, …, k steps. 1. Results and Discussion 
Taking the advantage of fully optimized GPGPU and CPU we tried to run the basic selection sort algorithm and 
parallel bitonic sort algorithm on large unordered sequence and analyzed the results.  
 
4. Results and Discussion 
Taking the advantage of fully optimized GPGPU and CPU we tried to run the basic selection sort algorithm and 
parallel bitonic sort algorithm on large unordered sequence and analyzed the results. To test the results we have run 
the unordered sequence on Intel Xeon E5-2620 (6 cores, 12 threads, and clock speed of 2GHz), RAM: 15 GB GPU: 
NVIDIA GT 520 and Tesla K40c (GDDR5 SDRAM). The driver used was the NVIDIA driver for Ubuntu 
10.04(CUDA compilation tools, release 5.0, VO.2.1221) with CUDA support driver version NVIDIA-SMI 331.67.  
The basic selection sort algorithm was run first on fully optimized CPU and GPGPU. Two different versions of 
GPGPU were used, firstly the NVIDIA GT 520 and then the advanced Tesla K40C. The same number of 
transactions was further sorted using Bitonic sort with two variants of GPU and fully optimized CPU. Results were 
compared on the basis of time (msec) and corresponding unordered sequence to be sorted. Figures show a scale up 
of 18x to 20x when algorithms run on GPU as compared to a fully optimized CPU. 
The results for parallel and serial sort on selection sort using fully optimized CPU and GPU are demonstrated in 
figure.4. 
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Fig.4: Performance Comparison of GPGPU and CPU on selection sort algorithm 
 
Figure.5 depicts that there is exponential increase in time computation for serial sorting using CPU and parallel sorting using GPU on the 
advanced bitonic sort. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig.5: Performance Comparison of GPGPU and CPU on Bitonic   sort algorithm 
 
The above very basic selection sort and highly advanced bitonic sort algorithms were run successfully on CPU 
and heterogeneous combination of CPU and GPU. A GPU alone cannot run the algorithms independently and hence 
requires the host device which commands it to perform all the parallel operation required. The basic operations of 
sorting are performed buy the host device itself. Hence we can also conclude that it is a a heterogeneous framework 
of CPU and GPU which go hand in hand to do the parallel computations. 
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5. Conclusion 
Sorting is a significant data structure operation, which makes easy searching, arranging and locating the information. 
Bitonic sort is a specially designed algorithm for parallel networks. In this paper we make use of highly parallel 
multithreaded core architecture of GPU along with CPU to run bitonic sort. We run the simple and basic selection 
sort and advanced bitonic sort using GPU. The result show a drastic improvement in run time using graphic 
processors. A scale up of 18x to 20x is achieved while using GPGPU. The same can be tested on bubble and radix 
sort which are considered to be one among the best sorting algorithms and are being used frequently in many 
research applications. 
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